Monitoring the manufacturing process of silicon sensors is essential to ensure stable quality of the produced detectors. During the CMS silicon sensor production we were utilising small Test Structures (TS) incorporated on the cut-away of the wafers to measure certain process relevant parameters. Experience from the CMS production and quality assurance led to enhancements of these TS.
Introduction
Test Structures (TS) incorporated on the cut-away of processed wafers are a common tool for quality assurance (QA) in the semiconductor industry. The production of silicon strip detectors benefits from the same concept as was evident during the sensor production for CMS Tracker [1] , but the requirements for the TS and the derived parameters are slightly different than in standard IC production.
Using the design of the TS developed for the strip sensors of the CMS Tracker as a starting point [2] , we want to further improve and enhance them and provide a standard set of TS for future silicon sensor productions.
Improvements
The CMS standard half moon is described in [2] . Several general improvements were made: -The aluminium strips in the original design of the Sheet structure, which is used to determine the resistivities of p+ implant, polysilicon and aluminium, were too short. This resulted in a low absolute value of the aluminium resistance of ≈ 30 Ω. Due to contact resistances in the same order, the Sheet measurement was not very reliable. A 4-wire measurement was not possible as the contact pads were too small to accommodate 2 needles each. For the improved structure, the strips were elongated and the size of the contact pads were enlarged. -The original design included four Gate Controlled Diodes (GCD) which are used to determine the quality of the thick gate oxide and the interface to the silicon bulk. The round GCDs were removed from the design while the square shaped GCDs have been elongated to cover the free area thus enlarging the measured signal from the structure.
-The Diode is used to measure the full depletion voltage and derive certain properties of the silicon bulk. In the original CMS TS design it suffered from early breakdown when applying reverse bias voltage. For most of these diodes the breakdown voltage was ≈ 350 V. The diode created within the RD50 collaboration [3] was used instead, as it is optimized for high voltage operation using a multiguard structure protecting the diode from high electric fields. Some additional changes have been made to suit the process parameters implemented at ITE Warsaw. The geometry of the polysilicon resistors on the Cap-TS-AC structure, which is used to measure the interstrip capacity, is always specific to the implemented manufacturing process. It has been adapted to meet the required resistance value. The Sheet structure reflects this change as well as one of the polysilicon resistors was changed to the same geometry, and therefore the same resistance, as in Cap-TS-AC.
The layout of the strips in the TS-Cap (used to derive certain properties of the thin readout oxide) and Cap-TS-AC structure accommodates an additional polysilicon layer between metal and p+ implant separated by silicon oxide. The polysilicon is connected to the aluminium with vias. This layout was a design choice given by ITE's manufacturing process.
Selected Results
In August 2007 three wafers (numbered 02, 04 and 09) processed at ITE with 5 full sets of TS each (see fig. 1 for one full set) were delivered to Vienna. On wafer 04 only the most interesting measurements were done at the HEPHY in Vienna before it was sent to IEKP Karlsruhe for further characterization. As seen in fig. 2 and 3 the MOS2 (used to derive certain properties of the thick gate oxide) and GCD structures work as expected. Nevertheless the extracted flatband voltages V F B is quite high at around 20 V (MOS) and 29 V (GCD). The process implemented for this run was not optimized towards low flatband voltage of the interstrip insulator. The structure of this insulator was adopted from the technology used in CMOS sequences. It is composed of two stacked layers: thick silicon dioxide and Borophosphosilicate glass (BPSG). Some simple adjustments for future runs should significantly lower V F B .
The full depletion voltage extracted from the diode is very low at around 8 V (see fig. 4 ) as expected from the high resistivity silicon used for this production run (specified with > 10 kΩcm). The IV characteristics of the diode in fig. 5 shows the different behaviour of wafers 02 and 04 to wafer 09. A special getter procedure was performed on wafers 02 and 04 only, which should decrease the leakage current by removing impurities from the bulk. The results confirm the lower leakage current (20 nA compared to 200 nA) for wafers with getter procedure, nevertheless they also suffer from early breakdown. Diodes on wafer 09 are stable up to and beyond 400 V.
The elongation of the aluminium strip in the Sheet structure raised the absolute resistance to a few hundred Ohm as intended. The measurement of the resistivity was therefore much more reliable even without 4-wire measurement.
The results from the Sheet structure are uniform for all wafers measured at Vienna and Karlsruhe. We derived a resistivity per square for aluminium of ρ Alu = 59 mΩ and for p+ implant of ρ p+ = 342 Ω. The resistivity per square for the polysilicon resistor is different on each wafer reflecting the different doping concentrations applied during processing. They are ρ P oly = 14 kΩ for wafer 02, ρ P oly = 9.3 kΩ for wafer 04 and ρ P oly = 7.24 kΩ for wafer 09.
Conclusion
The improvements of the Sheet and diode structures do show up in the measurements as intended.
The overall results of the measurements are very promising for a first production run and confirm the good quality of the manufacturing process implemented by ITE in Warsaw.
We intend to further enhance the TS and produce a second run with ITE still in 2008.
